



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

4/B  
JCM  
8-19-28

RECEIVED

98.AUG -3 AM 8:55

Art Unit: 2783

Examiner: L. Donaghue

Atty Docket: SP035.C3

In re application of:

Garg *et al.*

Appl. No.: 08/990,414

Filed: December 15, 1997

# For: **SUPERSCALAR RISC INSTRUCTION SCHEDULING**

## **Supplemental Preliminary Amendment**

Assistant Commissioner for Patents  
Washington, DC 20231

Sir:

Before examination of the above-referenced patent application, Applicants submit the following amendments and remarks for consideration.

## *Amendments*

Kindly enter the following amendments.

### *In the Claims*

Please cancel claim 1 without prejudice or disclaimer.

Please add new claims 12-45 as follows:

12. In a computer system having a register file comprising a plurality of registers and a plurality of index-addressable temporary storage locations, a method for executing instructions having a prescribed program order, comprising the steps of:

(1) storing a plurality of instructions in an instruction buffer, wherein each instruction has an input and an output;

RECEIVED  
98 JUL 20 AM 10:50  
GROUP 2700

07/17/1998